Topic : uPSD timer2 clocked incorrectly by simulator

Forum : 8051

Original Post
Post Information Post
February 8, 2008 - 4:32am
Guest

Timer2 in auto-reload mode is being clocked once per machine cycle, instead of 1/12 of the oscillator frequency. For the uPSD a machine cycle is 4 oscillator clocks, so timer2 is being clocked 3 times too fast.

I have RIDE 6.10.22, BN747-51.
T2CON = 4
Using uPSD3312-40D, crystal=11.059MHz
I have not checked the other timers or other timer2 modes.

Easiest to see by just single-stepping through some assembly code with timer2 enabled and the timer2 window open. You'll see the count increment by the number of machine cycles for the instruction.
Replies
Post Information Post
+1
0
-1
February 11, 2008 - 10:24am
Guest

It has been fixed (ok for the next release). The division by 3 was made configurable (as for the Dallas devices) but it is not correct for the uPSD chips. Thanks for this report.
+1
0
-1
February 12, 2008 - 1:07am
Guest

No worries.

How often do releases come out? Just curious - I'm new to this toolset.
+1
0
-1
February 12, 2008 - 12:40pm
Guest

The 8051 is quite stable... However, we will post a release in Q2 with various optimization, and the first version running under RIDE7.